1,415 open positions
Memory Subsytem Expert, MLA Technology
AmazonAustin, Texas, United States
$159k–$215k9d
Design, validate, and operate memory subsystems (HBM, SRAM, UCIe) for next-generation machine learning chips and servers.
TPU PCIe Design Lead↗
GoogleSunnyvale, CA, US
$192k–$192k10d
Lead PCIe microarchitecture and RTL development for Google's next-generation Tensor Processing Units (TPUs) to power AI/ML workloads in data centers.
TPU SoC Integration Engineer, Cloud↗
GoogleSunnyvale, CA, US
$163k–$163k10d
Lead advanced SoC integration projects for multi-chiplet TPU architecture, managing RTL hierarchy up to the package level and collaborating with ASIC Packaging/Interposer teams.
← Select a job to preview