1,386 open positions
Chip Package Signal and Power Integrity Engineer↗
GoogleSunnyvale, CA, US
$192k–$192k1mo
Drive chip-package-system co-design by performing SI/PI analysis and optimization for HPC based on 2.5D/3D package technology to meet electrical requirements for AI/ML hardware.
Staff Analogue Designer, CMOS Modelling
IonQOxford, England, UK
1mo
Own full-chip mixed-signal CMOS modelling and behavioural model development for cryo-CMOS ASICS controlling trapped-ion quantum processors.
← Select a job to preview