CareerPlanSign in

<Data Center>ASIC Testing Integration Engineering

HsinChu💼 Full-time🗓 2026-05-31 → 2026-07-22

Core

Define DFT architecture specifications and manage post-silicon test flow optimization for MTK ASIC product portfolios.

Role type

ASIC Testing Integration Engineer

Builds

ATE and production test environments for ASIC products

Domain

Semiconductor / ASIC Design / Manufacturing

Deliverable

production ML models | product features | dashboards & analysis | research | client delivery | infrastructure | physical/clinical work

Required skills

DFT architecture definition, ATE environment optimization, post-silicon flow management, manufacturing test solution design, design team collaboration, cross-functional communication

Preferred skills

pre-silicon phase experience, assembly process knowledge, product launch test deployment

Technologies

ATE, DFT structures, ASIC design tools

Responsibilities

Define DFT architecture specifications, manage post-silicon flow optimization, deliver manufacturing test solutions, partner with design teams on DFT implementation

Seniority

Mid-level, hands-on IC

Sourced via mediatek · Listed on CareerPlan, which tracks 70,000+ jobs from 20+ sources.