CareerPlanGet AI match score →

DFT STA Lead

Bangalore 💼 Full-time🗓 2026-02-02 → 2026-07-22

Core

End-to-end DFT STA including SDC creation, sanity checks, CCD, CTS cleanup, and all-mode timing closure for top and block levels.

Role type

DFT STA Lead

Builds

Digital chips with timing closure

Domain

Semiconductor / Digital Design

Deliverable

production ML models | product features | dashboards & analysis | research | client delivery | infrastructure | physical/clinical work

Required skills

SDC creation, timing closure, CCD, CTS analysis, block-level design, top-level design

Preferred skills

Team leadership, quality execution

Technologies

SDC, CCD, CTS

Responsibilities

Create SDC in all modes, perform SDC sanity checks, execute CCD, clean up DFT CTS, achieve all-mode timing closure, lead DFT STA team

Seniority

Lead, hands-on IC

Sourced via mediatek · Listed on CareerPlan, which tracks 70,000+ jobs from 20+ sources.
Apply on Mediatek ↗