CareerPlanGet AI match score →

DFT Engineer

Bangalore 💼 Full-time🗓 2024-11-27 → 2026-07-22

Core

Developing and optimizing Design for Test (DFT) strategies for System-on-Chip (SoC) and Modem in smartphones, focusing on pre-silicon verification and post-silicon debug.

Role type

DFT Engineer (SoC/Modem)

Builds

Smartphone SoCs and Modems

Domain

Semiconductor / Mobile SoC Design

Deliverable

production ML models | product features | dashboards & analysis | research | client delivery | infrastructure | physical/clinical work

Required skills

DFT methodologies, ATPG coverage analysis, pattern generation and optimization, scan synthesis, scan-chain analysis and stitching, DCT/DCG synthesis, timing constraint management, STA violation analysis, Tetramax tool usage

Preferred skills

Experience with new technology nodes

Technologies

Tetramax

Responsibilities

Perform ATPG/TFT pattern generation and optimization; Handle pre-silicon DFT verification and post-silicon DFT debug; Analyze DFT timing violations with STA teams; Execute scan synthesis and scan-chain analysis/stitching; Perform DCT/DCG synthesis; Collaborate with Smartphone SOC team on DFT requirements; Develop DFT methodologies for new technology nodes

Seniority

Senior, hands-on IC

Sourced via mediatek · Listed on CareerPlan, which tracks 70,000+ jobs from 20+ sources.
Apply on Mediatek ↗