CareerPlanSign in

Sr. Director Chip Engineering

Bengaluru, KA, in💼 Full-time🗓 2026-10-01 → 2026-10-04

Core

End-to-end technical leadership and execution of complex SoC programs from architecture through silicon production.

Role type

Sr. Director, Chip Engineering (SoC Lead)

Builds

Large-scale ASIC/SoC products for automotive, industrial, infrastructure, and IoT markets

Domain

Semiconductor (SoC design, advanced nodes, mixed-signal integration) (via careerplan.io/jobs/744000152845319-sr-director-chip-engineering-at-renesas-electronics)

Required skills

SoC architecture definition, cross-functional team leadership, tape-out readiness management, silicon bring-up and debug, trade-off analysis, IP integration, high-speed interface integration, advanced-node development (3nm/5nm), RTL/Verification/Physical Design/DFT flows, schedule and dependency management

Preferred skills

High-performance switching silicon, Network-on-Chip (NoC), data movement fabrics, high-bandwidth memory systems, chiplet/multi-die architectures, SerDes/AFE/Mixed-signal IP integration, packaging and signal integrity, AI/HPC/networking product experience

Technologies

3nm, 5nm, SerDes, NoC, chiplet, AFE, UALink, Ethernet switching

Responsibilities

Define chip-level architecture and performance targets, drive technical decision-making and trade-offs, oversee subsystem and IP integration, lead design and execution reviews, manage post-silicon debug, mentor senior engineers

Seniority

Executive/Director, hands-on technical leadership