CareerPlanGet AI match score →

Career Accelerator Program - Mixed Signal Design Verification Engr

United States💼 Full-time🗓 2026-06-22 → 2026-07-21

Core

Developing verification plans, SystemVerilog test benches, and simulations for RTL and GLS to ensure first-pass silicon success for mixed-signal systems.

Role type

Mixed Signal Design Verification Engineer

Builds

Mixed-signal integrated circuits and digital systems

Domain

Semiconductor / Mixed-Signal Design

Deliverable

production ML models | product features | dashboards & analysis | research | client delivery | infrastructure | physical/clinical work

Required skills

SystemVerilog, RTL design, GLS, mixed-signal modeling, coverage regression, regression tools, scripting, analog circuit theory, debugging

Preferred skills

HDL knowledge, simulation tools, circuit theory, quality improvement strategies

Technologies

SystemVerilog, regression tools, simulation tools

Responsibilities

Develop detailed verification plans; Develop SystemVerilog based test benches, tests and simulations; Run coverage regressions; Track and communicate verification status; Develop continuous improvements for DV strategy, tools, methods and flows

Seniority

Entry-level (Career Accelerator Program)

Sourced via oracle_hcm · Listed on CareerPlan, which tracks 70,000+ jobs from 20+ sources.
Apply on Oraclecloud ↗