CareerPlanSign in

Senior DV Engineer

Saratoga, CA💼 Full-time🗓 2026-05-05 → 2026-09-26

Core

Verify custom ASICs for satellite and wireless telephony systems to ensure connectivity from space.

Role type

Senior Digital Design Verification Engineer (ASIC)

Builds

Custom ASICs for satellite and wireless telephony

Domain

Aerospace / Semiconductor / IoT

Deliverable

production ML models | product features | dashboards & analysis | research | client delivery | infrastructure | physical/clinical work

Required skills

Verilog, SystemVerilog, UVM, Perl, Python, bash

Preferred skills

VHDL, AI-assisted verification

Technologies

Verilog, SystemVerilog, UVM, Perl, Python, bash

Responsibilities

Write verification tests within an existing environment, verify custom ASICs for satellite and wireless telephony

Seniority

Senior, hands-on IC

Sourced via lever · Listed on CareerPlan, which tracks 70,000+ jobs from 20+ sources.