CareerPlanSign in

Lead Product Engineer

BANGALORE💼 Full-time🗓 2025-06-05 → 2026-10-07

Core

Lead Product Engineer for Verification IP (VIP) in the Memory domain, driving product adoption, technical pre-sales support, and product definition for EDA software.

Role type

Lead Product Engineer (Verification IP, Memory Domain)

Builds

Verification IP (VIP) solutions and technical collateral for electronic design automation (EDA) software (via careerplan.io/jobs/R50268-lead-product-engineer-at-cadence)

Domain

Electronic Design Automation (EDA), Semiconductor Verification, Memory Protocols

Deliverable

product features

Required skills

Verification IP (VIP) expertise, Memory protocols (DDR, HBM, LPDDR), SystemVerilog, UVM methodology, Pre-sales technical support, Product definition, Cross-functional leadership, Complex problem solving

Preferred skills

Vendor management, Technical training and knowledge transfer

Technologies

SystemVerilog, UVM, DDR, HBM, LPDDR

Responsibilities

Drive VIP portfolio adoption through pre-sales technical activities, translate customer requirements into technical specs, lead cross-functional programs, provide training and develop collateral, manage vendor issue resolution

Seniority

Lead, hands-on technical leadership with strategic influence