CareerPlanSign in

CAD Engineer (Digital)

India, Bangalore, Nova💼 Full-time🗓 2026-10-05 → 2026-10-06

Core

Develop and drive Design-for-Test methodologies and automate digital flows for corporate-wide semiconductor design using EDA tools.

Role type

Senior IC CAD Engineer (Digital Design-for-Test)

Builds

Automated digital design flows and Design-for-Test solutions for multi-million gate SoC tapeouts

Domain

Semiconductor / Digital IC Design

Required skills

Design-for-Test (DfT) methodologies, Digital implementation flows (RTL to GDS II), Advanced nanometer/FinFET process technologies, EDA synthesis and formal equivalence checking, Scripting automation (TCL, Python, PERL, Tk), Vendor tool debugging

Preferred skills

Experience with Siemens, Cadence, or Synopsys tool suites, Collaboration with global design teams

Technologies

Siemens, Cadence, Synopsys, Genus, Conformal, TCL, Python, PERL, Tk (via careerplan.io/jobs/R264659-cad-engineer-digital-at-analogdevices)