Principal Design Verification Engineer
Core
Creation of complex verification environments and tests for pre-silicon functional verification at block, chip, and system levels, including reference modeling and post-silicon validation.
Role type
Principal Design Verification Engineer
Builds
Verification environments, test plans, scoreboards, sequences, constraints, assertions, and functional coverage for IP/SS/SOC level verification.
Domain
Semiconductor hardware design and verification
