CareerPlanSign in

Software Engineer II

SAN JOSE💼 Full-time💰 $101,500–$101,500🗓 2026-06-16 → 2026-10-02

Core

Develop next-generation physical design technologies (placement, routing, optimization) for Cadence's flagship digital implementation platform, Innovus, enabling semiconductor chip design from RTL to GDSII.

Role type

Software Engineer II (Physical Design/EDA)

Builds

High-performance, scalable systems for advanced semiconductor design flows

Domain

Semiconductor / Electronic Design Automation (EDA)

Deliverable

production ML models | product features

Required skills

C/C++, algorithms, data structures, Linux/UNIX development, debugging, performance optimization

Responsibilities

Design and optimize algorithms for physical synthesis, placement, and routing engines; Develop high-performance software; Contribute to Innovus digital implementation flow including timing and power analysis; Analyze performance bottlenecks to improve runtime and scalability; Debug and enhance existing platform features

Seniority

Mid-level, hands-on IC