Principal Physical verification Engineer
Core
Own full-chip signoff for advanced SoC/ASIC designs, ensuring first-time-right silicon from block-level checks to tape-out.
Role type
Principal Physical Verification Engineer
Builds
Production-ready GDS for complex SoCs/ASICs
Domain
Semiconductor physical design and verification
