CareerPlanSign in

Lead Software Engineer - Logic Synthesis

SHANGHAI💼 Full-time🗓 2026-09-08 → 2026-09-25

Core

Develop and maintain the synthesizer for Palladium, implementing new VHDL/Verilog features and optimizing logic performance.

Role type

Lead Software Engineer - Logic Synthesis

Builds

Logic synthesis tools for semiconductor design

Domain

Electronic Design Automation (EDA) / Semiconductor

Deliverable

production ML models | product features

Required skills

C/C++, Operating system concepts, RTL modeling (Verilog/SV, VHDL, SysC), Logic optimization

Preferred skills

UVM/SC/TLM verification, EDA/CAD tool development, AI tools (Copilot/Claude)

Technologies

C, C++, Verilog, SystemVerilog, VHDL, SysC, UVM, SC, TLM

Responsibilities

Develop and maintain the synthesizer for Palladium, Implement new VHDL/Verilog feature support, Perform logic optimization and performance improvement

Seniority

Senior, hands-on IC

Sourced via workday · Listed on CareerPlan, which tracks 70,000+ jobs from 20+ sources.