CareerPlanGet AI match score →

Senior Formal Verification Engineer – AI SoC Development

4 Locations💼 Full-time💰 $220,920–$311,890🗓 2026-02-20 → 2026-07-31

Core

Ensuring functional correctness of complex digital designs for AI SoCs using advanced formal methods.

Role type

Senior IC formal verification engineer (ASIC/SoC)

Builds

Next-generation ASICs for AI applications across edge and cloud

Domain

Semiconductor / Hardware Verification

Deliverable

production ML models | product features

Required skills

SystemVerilog Assertions (SVA), formal verification tools (JasperGold, VC Formal, Questa Formal), digital design concepts, clock domain crossings, low-power design, UVM-based simulation, Python/TCL/Perl scripting

Preferred skills

Leading projects, cross-functional collaboration, delivering under tight schedules, analytical skills, attention to detail

Technologies

JasperGold, VC Formal, Questa Formal, SystemVerilog, UVM, Python, TCL, Perl

Responsibilities

Own formal verification strategy and execution for SoC IP blocks; Develop and maintain formal verification environments; Write and review formal properties, constraints, and coverage goals; Collaborate with design teams to identify corner cases; Drive formal sign-off and coverage closure; Mentor junior engineers and establish best practices; Define scalable verification plans; Execute verification plans and run emulation/simulation models; Debug and root-cause issues in presilicon environment; Incorporate security verification activities; Maintain functional verification infrastructure

Seniority

Senior, hands-on IC with mentorship

Rewrite
## Job Description Intel’s AI SoC organization is driving innovation in next-generation ASICs for AI applications across edge and cloud. As a Senior Formal Verification Engineer, you will play a critical role in ensuring the functional correctness of complex digital designs using advanced formal methods. This position offers the opportunity to work on cutting-edge technology and shape verification strategies for AI SoCs. ## Responsibilities - Own formal verification strategy and execution for complex SoC IP blocks and subsystems. - Develop and maintain formal verification environments using SystemVerilog Assertions (SVA) and industry-standard formal tools. - Write and review formal properties, constraints, and coverage goals to achieve exhaustive verification. - Collaborate with design and simulation teams to identify corner cases and complement dynamic verification. - Drive formal sign-off, including convergence analysis and coverage closure. - Contribute to pre-silicon verification, chip bring-up, and post-silicon debug support. - Mentor junior engineers and establish best practices for formal verification methodology ## Additional Responsibilities - Define and develop scalable, reusable verification plans for block, subsystem, and SoC levels. - Execute verification plans and run emulation and system simulation models to validate design, analyze power/performance, and uncover bugs. - Debug and root-cause issues in the presilicon environment; implement corrective measures. - Collaborate with architects, RTL developers, and physical design teams to improve verification of complex features. - Document test plans and lead technical reviews with design and architecture teams. - Incorporate and execute security verification activities within regression and debug tests. - Maintain and enhance existing functional verification infrastructure and methodology. - Apply learnings from post-silicon validation to improve coverage and quality for future products. ## Requirements ### Minimum Qualifications - Bachelor's degree in Electrical Engineering, Computer Engineering, or Computer Science with 10+ years of related experience. - 7+ years of experience in ASIC/SoC verification with at least 3+ years focused on formal verification. ### Preferred Qualifications - Expertise in formal verification methodologies and tools (e.g., JasperGold, VC Formal, Questa Formal). - Strong knowledge of System Verilog Assertions (SVA) and property-based verification. - Deep understanding of digital design concepts, clock domain crossings, and low-power design techniques. - Familiarity with UVM-based simulation environments and how formal complements dynamic verification. - Scripting skills (Python, TCL, Perl) for automation and flow optimization. - Ability to lead projects, work cross-functionally, and deliver under tight schedules. - Strong analytical skills, attention to detail, and a collaborative mindset. ## Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel. ## Annual Salary Range for jobs which could be performed in the US: $220,920.00-311,890.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process. ## Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. ## Posting Statement All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. ## Position of Trust This role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position. For additional questions, please contact your Recruiter.
Sourced via workday · Listed on CareerPlan, which tracks 70,000+ jobs from 20+ sources.
Apply on Workday ↗