CareerPlanGet AI match score →

New College Grad - Design Engineer, NVEG

San Jose, CA💼 Full-time💰 $83,000–$83,000🗓 2026-07-10 → 2026-07-31

Core

Designing and optimizing datapath circuits for NAND flash memory products to improve performance, reliability, and power efficiency.

Role type

Entry-level IC design engineer (semiconductor)

Builds

High-speed IO datapath blocks for non-volatile memory chips

Domain

Semiconductor / Memory / Hardware Design

Deliverable

production ML models | product features | dashboards & analysis | research | client delivery | infrastructure | physical/clinical work

Required skills

Physical design flows, high-speed IO circuit performance, power and area optimization, chip architecture/floorplan, CMOS BSIM models, silicon debugging

Preferred skills

PhD in Electrical Engineering, AI for design efficiency, CMOS device reliability

Technologies

NAND flash, CMOS, AI tools

Responsibilities

Manage IO/datapath block design and verification, model parasitics and optimize layout, collaborate on interface specifications, drive silicon experiments for yield improvement, document results with senior engineers

Seniority

Junior, 0-2 years experience

Sourced via workday · Listed on CareerPlan, which tracks 70,000+ jobs from 20+ sources.
Apply on Workday ↗