CareerPlanSign in

ENGINEER, OMT RAM RDA PROCESS

Taichung City, Taichung City, Taiwan💼 Full-time🗓 2026-09-21 → 2026-10-07

Core

Identify yield gain opportunities, implement baseline improvement programs, and qualify new processes to reduce scrap and excursions in semiconductor manufacturing.

Role type

Process Engineer (Yield & Defect Analysis)

Builds

High-performance DRAM, NAND, and NOR memory and storage products

Domain

Semiconductor manufacturing (Memory/Storage) (via careerplan.io/jobs/44591157-engineer-omt-ram-rda-process-at-micron)

Deliverable

production ML models

Required skills

Yield management, process control charting, defect analysis, contamination qualification, process characterization, conversion qualification, scrap reduction, defect library management, AI tool integration

Preferred skills

AI-enabled enhancements, digital fluency, continuous improvement methodologies

Technologies

Process control charts, defect libraries, AI-assisted tools

Responsibilities

Identify yield gain opportunities and implement strategies to achieve yield targets; Plan and implement baseline improvement programs; Ensure accurate setup of process control charts; Collaborate with Process Integration and Production teams; Follow up on SWR defects and update defect libraries; Set up contamination, defect, and performance qualification procedures; Characterize process responses and define process margins; Qualify conversions and new processes to reduce scrap; Study new methods for defect analysis.

Seniority

Individual Contributor