CareerPlanSign in

RFIC - PLL Design Engineer

Waltham, United States of America💼 Full-time🗓 2026-07-10 → 2026-09-28

Core

Design and develop analog and digital PLL building blocks and top levels for high-performance wireless SoCs, driving them to mass production.

Role type

Senior IC RFIC PLL Design Engineer

Builds

Wireless connectivity solutions for Apple products

Domain

Semiconductor / RFIC / Wireless Silicon

Required skills

Analog and digital PLL design, LOGEN design, VCO/DCO/MMD/PFD/Filter/TDC design, Mixed-signal verification (SystemVerilog, AMS), RF circuit design concepts, Silicon characterization and debug, Transistor-level design

Preferred skills

Noise/spur cancellation techniques, RF transceiver architecture trade-offs, Timing analysis tools (Nanotime, Primetime), Deep sub-micron RFCMOS technology, Cadence Virtuoso/Spectre RF/Matlab/EM simulation

Sourced via apple · Listed on CareerPlan, which tracks 877,000+ jobs from 20+ sources.