CareerPlanGet AI match score →

SiC Yield Enhancement Engineer

Bucheon-si, Gyeonggi-do, Korea, Republic of💼 Full-time🗓 2026-06-30 → 2026-07-22

Core

Lead yield improvement initiatives for Power Discrete Devices (Si and SiC) through yield modeling, process integration, and data-driven analysis.

Role type

Senior IC yield engineer (power discrete devices)

Builds

Si and SiC-based power discrete devices

Domain

Semiconductor manufacturing / Power electronics

Deliverable

production ML models | product features

Required skills

yield modeling, process integration, root cause analysis, data analysis, automation, NPI support, statistical methodologies

Preferred skills

Power MOSFET process knowledge, defect analysis, reliability evaluation, AI-based defect analysis

Technologies

statistical methodologies, AI-based defect analysis

Responsibilities

Lead yield improvement activities for Power Discrete Devices, Establish yield models and identify key factors affecting yield performance, Perform yield loss analysis and root cause analysis, Collaborate with Process, Device, and Equipment teams to drive improvement activities, Improve yield and product performance through Process Integration optimization, Develop and maintain yield monitoring and reporting systems, Support New Product Introduction (NPI) and technology development activities, Drive yield improvement initiatives through data analysis and automation

Seniority

Senior, hands-on IC

Sourced via oracle_hcm · Listed on CareerPlan, which tracks 70,000+ jobs from 20+ sources.
Apply on Oraclecloud ↗